



The Role of Temporal Logic in Design Verification

Temporal logic is a critical component of the design verification methodology for modern microprocessors and System-on-Chip (SoC) designs.

level behavior from the system level communication activities. This presentation provides an overview of the current status, existing challenges, and possible solutions. Furthermore, it discusses various features

08/13/2019

10:10 am

ENTR 313

The Purdue Situation

Department of Computer Science

1000 University Drive, West Lafayette, IN 47907-1335

1000 University Drive, West Lafayette, IN 47907-1335

Phone: (765) 497-2345

www.purdue.edu

Director

Professor Alexander L. Meyerovich

Graduate Professor

Professor Alexander L. Meyerovich

1000 University Drive, West Lafayette, IN 47907-1335

Phone: (765) 497-2345

1000 University Drive, West Lafayette, IN 47907-1335